Field-programmable gate array

Use the mouse wheel or two fingers (on touchscreens) to zoom in and out of the map.

Export map as:

Research this topic

Explore the main themes, entities and connections around Field-programmable gate array. Start with the topic map, then use the sections below for research and deeper semantic analysis.

Explore this topic

Start with a few of the strongest sections from the source topic. These are research directions, not a list of keywords you must use.

Applications

Computable Soft microprocessor Parallel nature Optimality Complex programmable logic devices

25 related topics

History

Programmable read-only memory Altera EPROM AMD Gate array

18 related topics

Design

ASIC Partial re-configuration Buses Floor planning Slew rate

76 related topics

Programming

Schematic Component modules Electronic design automation Netlist Place and route

35 related topics

Topics to explore

Browse the full topic structure. Each item opens a new analysis centered on that subject.

Overview

Xilinx
Package Integrated circuit packaging
Die Die (integrated circuit)
Integrated circuit
Programmable logic devices
Programmable Programmable logic device
Logic blocks Logic block
Hardware description language
VHDL
Application-specific integrated circuits Application-specific integrated circuit
Circuit diagrams Circuit diagram
Combinational functions Combinational logic
Logic gates Logic gate
AND AND gate
XOR XOR gate
Memory elements Memory cell (computing)
Flip-flops Flip-flop (electronics)
Logic functions Boolean function
Reconfigurable computing
Computer software
Embedded system

History

Design

ASIC
Partial re-configuration
Buses Bus (computing)
Floor planning Floorplan (microelectronics)
Slew rate
Ring Electrical resonance
Couple Coupling (electronics)
Crystal oscillator
RC oscillators RC oscillator
Phase-locked loop
Voltage-controlled oscillators Voltage-controlled oscillator
Comparators Comparator
Differential signaling
Mixed-signal
Analog-to-digital converters Analog-to-digital converter
Digital-to-analog converters Digital-to-analog converter
System on a programmable chip System on a chip
Field-programmable analog array
I/O pads I/O address
Crossbar switch
Systolic array
Routed Routing (electronic design automation)
Rent's rule
Full adder Adder (electronics)
D-type flip-flop
Multiplexer
Synchronous circuitry Synchronous circuit
Asynchronous Asynchronous circuit
Stored as functions Shannon expansion
Space Circuit utilization

Programming

Manufacturers

Proprietary Proprietary software
Windows
Linux
ISE Xilinx ISE
Vivado
Quartus Intel Quartus Prime
Design Hardware design
Simulate
Compile
Time-multiplexed Time-division multiplexing
US$
Achronix
Altium
Efinix Efinix?action=edit&redlink=1
GOWIN Semiconductors GOWIN Semiconductors?action=edit&redlink=1
Lattice Semiconductor
Low-power Low-power electronics
Instant-on
SiliconBlue Technologies
Nonvolatile Non-volatile memory
Actel

Applications

Computable
Soft microprocessor
Parallel nature Parallel computing
Optimality Logic optimization
Complex programmable logic devices Complex programmable logic device
Glue logic
Printed circuit boards Printed circuit board
Systems on chips Systems on chip
Bing Bing (search engine)
AI accelerators AI accelerator
Artificial neural networks Artificial neural network
Machine learning
Vertical applications Vertical application
Radiation hardening
Hardware security modules Hardware security module
Retrocomputing
MiSTer
Digital differential analyzers Digital differential analyzer
Analog computer
Joint Tactical Radio System
Thales Thales Group
Harris Corporation
Retro gaming
ModRetro M64
Analogue 3D

Security

Hardware security
Fabrication Semiconductor device fabrication
Bitstream
Encryption
Authentication
AES Advanced Encryption Standard
Physical unclonable functions Physical unclonable function
Backdoor vulnerability Backdoor (computing)
Access keys Access key
Low-level
Configuration Computer configuration

Similar technologies

Bugs Bug (computer programming)
Time to market
Non-recurring engineering
FPGA prototyping
Architectural Computer architecture
Sum-of-products Canonical normal form
Registers Register (computing)
Embedded functions Functional unit
Serializer/deserializers SerDes

Advanced semantic analysis

Deeper signals for content research, entity SEO and topical coverage. The plain-language headings explain what each technical view is useful for.

Map overview Semantic statistics

Nodes225

Edges224

Triples56

Avg. degree1.99

Density0.008889

Components1

How this topic connects Entity context

See the strongest relationship patterns around the current topic before diving into the raw triples.

Field-programmable gate array

Top relations

related to Further reading · 23

Field-programmable gate array → ACM, Applications, Communications, Digital Circuit Design An, Field-Programmable Gate Arrays, FPGAs, Francis, Hartmut, Introduction Textbook, ISBN, Jinyuan, Mencer, Niklaus, No, Oskar, Sadrozinski, Scientific Research, Springer, Taylor, The

Important terminology Word statistics

Use these terms to understand the vocabulary surrounding the topic, not as a checklist for keyword stuffing.

Important terminology

fpgas fpga logic design programmable used xilinx memory devices hardware altera blocks functions also applications embedded flash configuration array include

Entity relationships Subject–Predicate–Object triples

Subject	Predicate	Object	Confidence	Src
those derived from Rent's rule or by experiments with existing designs	instance of	This is determined by estimates	0.80	text
processor cores	instance of	high-speed I/O logic and embedded memories.Higher-end FPGAs can contain high-speed multi-gigabit transceivers and hard IP cores	0.80	text
Ethernet medium access control units	instance of	high-speed I/O logic and embedded memories.Higher-end FPGAs can contain high-speed multi-gigabit transceivers and hard IP cores	0.80	text
PCI or PCI Express controllers	instance of	high-speed I/O logic and embedded memories.Higher-end FPGAs can contain high-speed multi-gigabit transceivers and hard IP cores	0.80	text
and external memory controllers	instance of	high-speed I/O logic and embedded memories.Higher-end FPGAs can contain high-speed multi-gigabit transceivers and hard IP cores	0.80	text
line coding may or may not be implemented alongside the serializers	instance of	functionality	0.80	text
deserializers in hard logic	instance of	functionality	0.80	text
depending on the FPGA.Soft coreAn alternate approach to using hard macro processors is to make use of soft processor IP cores that are implemented within the FPGA logic	instance of	functionality	0.80	text
the Stretch S5000 adopt a hybrid approach by providing an array of processor cores	instance of	Software-configurable microprocessors	0.80	text
FPGA-like programmable cores on the same chip.IntegrationIn 2012 the coarse-grained architectural approach was taken a step further by combining the logic blocks	instance of	Software-configurable microprocessors	0.80	text
interconnects of traditional FPGAs with embedded microprocessors	instance of	Software-configurable microprocessors	0.80	text
related peripherals to form a complete system on a programmable chip	instance of	Software-configurable microprocessors	0.80	text

Related concept clusters Concept neighborhoods

These clusters group vocabulary that occurs around closely connected concepts in the source material.

Connections between topic areas Semantic bridges

Bridges can reveal useful research angles that are easy to miss in a flat list of related terms.

Min side: 3

Research this topic

Explore this topic

Applications

History

Design

Programming

Key facts & relationships

Topics to explore

Overview

History

Design

Programming

Manufacturers

Applications

Security

Similar technologies

Advanced semantic analysis

Map overview Semantic statistics

Field-programmable gate array

How this topic connects Entity context

Field-programmable gate array

Top relations

Important terminology Word statistics

Important terminology

Entity relationships Subject–Predicate–Object triples

Related concept clusters Concept neighborhoods

Connections between topic areas Semantic bridges