Logic synthesis

Use the mouse wheel or two fingers (on touchscreens) to zoom in and out of the map.

Export map as:

Research this topic

Explore the main themes, entities and connections around Logic synthesis. Start with the topic map, then use the sections below for research and deeper semantic analysis.

Explore this topic

Start with a few of the strongest sections from the source topic. These are research directions, not a list of keywords you must use.

History

George Boole Boolean algebra Claude Shannon Truth table Karnaugh maps

18 related topics

Logic elements

Functional design Electronic circuit Logic operations Arithmetic operations Control flow

8 related topics

Overview

Computer engineering Circuit Register transfer level Logic gates Computer program

16 related topics

Commercial tools

Synopsys Cadence Siemens

3 related topics

Topics to explore

Browse the full topic structure. Each item opens a new analysis centered on that subject.

Overview

Computer engineering
Circuit Circuit (electronics)
Register transfer level
Logic gates
Computer program
Hardware description languages Hardware description language
VHDL
Verilog
Bitstreams Bitstream
Programmable logic devices Programmable logic device
PALs Programmable array logic
FPGAs FPGA
ASICs ASIC
Electronic design automation
Place and route
Verification and validation

History

George Boole
Boolean algebra
Claude Shannon
Truth table
Karnaugh maps Karnaugh map
Logic minimization
Quine–McCluskey algorithm
Two-level minimization
Espresso heuristic logic minimizer
Finite-state machines Finite-state machine
IBM
Bell Labs
Discrete logic
Programmable logic arrays Programmable logic array
Very-large-scale integration
University of California, Berkeley
University of California, Los Angeles
University of Colorado, Boulder

Commercial tools

Synopsys
Cadence Cadence Design Systems
Siemens

Logic elements

Functional design
Electronic circuit
Logic operations Boolean algebra (logic)
Arithmetic operations
Control flow
RTL description
Circuit design
High-level synthesis

Multi-level logic minimization

Boolean network
Literal Propositional formula
Power Electric power

Advanced semantic analysis

Deeper signals for content research, entity SEO and topical coverage. The plain-language headings explain what each technical view is useful for.

Map overview Semantic statistics

Nodes54

Edges53

Triples140

Avg. degree1.96

Density0.037037

Components1

How this topic connects Entity context

See the strongest relationship patterns around the current topic before diving into the raw triples.

Logic synthesis

Top relations

related to Further reading · 85

Logic synthesis → Alain, Archived, ASIC, Astola, August, Burgun, Business Media, Chang, Chapter, Cheng, Cite, CiteSeerX, Consistent Approach, Decomposition, Department, Devadas, Electrical Engineering, Electronic, Fabio, Finland

related to history · 19

Logic synthesis → Another, Bell Labs, Boolean, Claude Shannon, Espresso, FSMs, George Boole, Hence, IBM, In, Karnaugh, McCluskey, Nowadays, PLA, PLAs, Quine, The, The Karnaugh, This

related to High-level or behavioral · 12

Logic synthesis → ALUs, ANSI C/C, ASIC, ESL, FPGA, RTL, SystemC, These, Using, Verilog, VHDL, With

related to References · 12

Logic synthesis → Chapter, Electronic, Electronic Design Automation For, Integrated Circuits Handbook, ISBN, Lavagno, Martin, Narendra Shenoy, Scheffer, Sunil Khatri, The, Volume

related to Commercial tools · 8

Logic synthesis → Cadence, Cadence First Encounter, Siemens, Siemens Precision RTL, Synopsys, Synopsys Design Compiler, The, Their

is a · 1

Logic synthesis → process by which an abstract specification of desired circuit behavior

Important terminology Word statistics

Use these terms to understand the vocabulary surrounding the topic, not as a checklist for keyword stuffing.

Important terminology

logic synthesis design circuit rtl electronic automation minimization tools circuits description step verification isbn boolean research used technology tool others

Entity relationships Subject–Predicate–Object triples

Subject	Predicate	Object	Confidence	Src
Logic synthesis	is a	process by which an abstract specification of desired circuit behavior	0.90	text
PALs or FPGAs	instance of	Some synthesis tools generate bitstreams for programmable logic devices	0.80	text
while others target the creation of ASICs	instance of	Some synthesis tools generate bitstreams for programmable logic devices	0.80	text
the available gates	instance of	Mapping is constrained by factors	0.80	text
Logic synthesis	related to Commercial tools	The	0.60	section
Logic synthesis	related to Commercial tools	Synopsys	0.60	section
Logic synthesis	related to Commercial tools	Cadence	0.60	section
Logic synthesis	related to Commercial tools	Siemens	0.60	section
Logic synthesis	related to Commercial tools	Their	0.60	section
Logic synthesis	related to Commercial tools	Synopsys Design Compiler	0.60	section
Logic synthesis	related to Commercial tools	Cadence First Encounter	0.60	section
Logic synthesis	related to Commercial tools	Siemens Precision RTL	0.60	section

Related concept clusters Concept neighborhoods

These clusters group vocabulary that occurs around closely connected concepts in the source material.

Connections between topic areas Semantic bridges

Bridges can reveal useful research angles that are easy to miss in a flat list of related terms.

Min side: 3

Research this topic

Explore this topic

History

Logic elements

Overview

Commercial tools

Key facts & relationships

Topics to explore

Overview

History

Commercial tools

Logic elements

Multi-level logic minimization

Advanced semantic analysis

Map overview Semantic statistics

Logic synthesis

How this topic connects Entity context

Logic synthesis

Top relations

Important terminology Word statistics

Important terminology

Entity relationships Subject–Predicate–Object triples

Related concept clusters Concept neighborhoods

Connections between topic areas Semantic bridges