Research any topic before you write.

Find related topics. | Discover entities. | See connections. | Build a topical map.

ARM Cortex-A73

The ARM Cortex-A73 is a central processing unit implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings' Sophia design centre. The Cortex-A73 is a 2-wide decode out-of-order superscalar pipeline. The Cortex-A73 serves as the successor of the Cortex-A72, designed to offer 30% greater performance or 30% increased power efficiency.

Measurement & Products

Use the mouse wheel or two fingers (on touchscreens) to zoom in and out of the map.

Research this topic

Explore the main themes, entities and connections around ARM Cortex-A73. Start with the topic map, then use the sections below for research and deeper semantic analysis.

Explore this topic

Start with a few of the strongest sections from the source topic. These are research directions, not a list of keywords you must use.

Key facts & relationships

High-confidence facts extracted from structured source data. Use them as anchors for further research.

Application
Mobile
Cores
1–4 per cluster, multiple clusters
Designed by
ARM Holdings
Instruction set
ARMv8-A
L1 cache
96–128 KiB (64 KiB I-cache with parity, 32–64 KiB D-cache) per core
L2 cache
1–8 MiB

Topics to explore

Browse the full topic structure. Each item opens a new analysis centered on that subject.

Overview

Design

Licensing

Products

Advanced semantic analysis

Deeper signals for content research, entity SEO and topical coverage. The plain-language headings explain what each technical view is useful for.

Map overview Semantic statistics

ARM Cortex-A73

Nodes38
Edges37
Triples16
Avg. degree1.95
Density0.052632
Components1

How this topic connects Entity context

See the strongest relationship patterns around the current topic before diving into the raw triples.

ARM Cortex-A73

Top relations

Application · 1
ARM Cortex-A73 → Mobile
Cores · 1
ARM Cortex-A73 → 1–4 per cluster, multiple clusters
Designed by · 1
ARM Cortex-A73 → ARM Holdings
Instruction set · 1
ARM Cortex-A73 → ARMv8-A
L1 cache · 1
ARM Cortex-A73 → 96–128 KiB (64 KiB I-cache with parity, 32–64 KiB D-cache) per core
L2 cache · 1
ARM Cortex-A73 → 1–8 MiB
L3 cache · 1
ARM Cortex-A73 → None
Launched · 1
ARM Cortex-A73 → 2016
Max. CPU clock rate · 1
ARM Cortex-A73 → to 2.8 GHz
Predecessors · 1
ARM Cortex-A73 → ARM Cortex-A72 ARM Cortex-A17

Important terminology Word statistics

Use these terms to understand the vocabulary surrounding the topic, not as a checklist for keyword stuffing.

Important terminology

cortex-a73 cores arm cortex-a72 design core designed armv8-a kryo 280 also ghz successor big little cortex-a53 clock instruction set though

Entity relationships Subject–Predicate–Object triples

SubjectPredicateObjectConfidenceSrc
ARM Cortex-A73ApplicationMobile1.00infobox
ARM Cortex-A73Cores1–4 per cluster, multiple clusters1.00infobox
ARM Cortex-A73Designed byARM Holdings1.00infobox
ARM Cortex-A73Instruction setARMv8-A1.00infobox
ARM Cortex-A73L1 cache96–128 KiB (64 KiB I-cache with parity, 32–64 KiB D-cache) per core1.00infobox
ARM Cortex-A73L2 cache1–8 MiB1.00infobox
ARM Cortex-A73L3 cacheNone1.00infobox
ARM Cortex-A73Launched20161.00infobox
ARM Cortex-A73Max. CPU clock rateto 2.8 GHz1.00infobox
ARM Cortex-A73PredecessorsARM Cortex-A72 ARM Cortex-A171.00infobox
ARM Cortex-A73Product code nameArtemis1.00infobox
ARM Cortex-A73SuccessorARM Cortex-A751.00infobox
ARM Cortex-A73is acentral processing unit implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings' Sophia design centre0.90text

Related concept clusters Concept neighborhoods

These clusters group vocabulary that occurs around closely connected concepts in the source material.

    Connections between topic areas Semantic bridges

    Bridges can reveal useful research angles that are easy to miss in a flat list of related terms.

    Min side: 3
    For writers, content strategists, SEOs, marketers and creators — from quick topic research to advanced semantic analysis.