Research any topic before you write.
Find related topics. | Discover entities. | See connections. | Build a topical map.
Stealey is a low-power x86 architecture microprocessor based on a Dothan core derived from the Intel Pentium M, built on a 90 nm process with 512 KB L2 cache and 400 MT/s front side bus (FSB). It was branded as Intel A100 and Intel A110 and appeared as part of the McCaslin platform. They were replaced in 2008 by the Menlow platform, including the 45 nm…
Art & Measurement
Explore the main themes, entities and connections around Stealey. Start with the topic map, then use the sections below for research and deeper semantic analysis.
Start with a few of the strongest sections from the source topic. These are research directions, not a list of keywords you must use.
High-confidence facts extracted from structured source data. Use them as anchors for further research.
Browse the full topic structure. Each item opens a new analysis centered on that subject.
Deeper signals for content research, entity SEO and topical coverage. The plain-language headings explain what each technical view is useful for.
See the strongest relationship patterns around the current topic before diving into the raw triples.
Use these terms to understand the vocabulary surrounding the topic, not as a checklist for keyword stuffing.
intel a100 a110 platform nm x86 pentium mobile part 90 512 kb l2 cache 400 mt fsb 2008 cpu 800
| Subject | Predicate | Object | Confidence | Src |
|---|---|---|---|---|
| Stealey | Application | Mobile Internet Device (MID) Ultra Mobile PC (UMPC) Ultralight laptop | 1.00 | infobox |
| Stealey | Common manufacturer | Intel | 1.00 | infobox |
| Stealey | Cores | 1 | 1.00 | infobox |
| Stealey | CPUID code | 06dx | 1.00 | infobox |
| Stealey | Designed by | Intel | 1.00 | infobox |
| Stealey | Discontinued | 2008; 18 years ago (2008) | 1.00 | infobox |
| Stealey | FSB speeds | 400 MT/s | 1.00 | infobox |
| Stealey | Instruction set | x86 | 1.00 | infobox |
| Stealey | Instructions | MMX, SSE, SSE2 | 1.00 | infobox |
| Stealey | L1 cache | 64 KB (32 KB data + 32 KB instructions) | 1.00 | infobox |
| Stealey | L2 cache | 512 KB | 1.00 | infobox |
| Stealey | Launched | June 2007; 19 years ago (2007-06) | 1.00 | infobox |
| Stealey | Marketed by | Intel | 1.00 | infobox |
| Stealey | Max. CPU clock rate | 600 MHz to 800 MHz | 1.00 | infobox |
| Stealey | Microarchitecture | P6 variant | 1.00 | infobox |
| Stealey | Models | Intel A100 | 1.00 | infobox |
| Stealey | Models | Intel A110 | 1.00 | infobox |
| Stealey | Package | Micro ball grid array (mPGA) | 1.00 | infobox |
| Stealey | Predecessor | Pentium M | 1.00 | infobox |
| Stealey | Product code | 80536 | 1.00 | infobox |
| Stealey | Socket | mBGA479 | 1.00 | infobox |
| Stealey | Successor | Intel Atom | 1.00 | infobox |
| Stealey | Technology node | 90 nm | 1.00 | infobox |
| Stealey | Transistors | 176 million | 1.00 | infobox |
| Stealey | is a | low-power x86 architecture microprocessor based on a Dothan core derived from the Intel Pentium M | 0.90 | text |
These clusters group vocabulary that occurs around closely connected concepts in the source material.
Bridges can reveal useful research angles that are easy to miss in a flat list of related terms.